Abstract-The extended commutation cell is a four-port, four-switch cell that allows bidirectional energy transport in two orthogonal directions throughout the cell. By cascading multiple cells, a multilevel converter can be constructed with a high number of levels. The voltage across each cell capacitor can be adjusted independently of the load, resulting in high flexibility in output levels. In this paper, the general theoretical analysis for this cell, including the necessary design tools, is detailed. Experimental results of a two-cell eight-level dc-ac converter are given. The outcomes are in good agreement with the analysis and simulation results.
W
ITH the rapid development of electronics, one can find electric power converters, such as dc-dc and ac-dc converters almost everywhere. In the search for an increasing power density, the switching frequency is being raised [1] and multilevel converters are being used, reducing the size of passive filtering components.
The filtering components use a great portion of the volume of a power converter. To further reduce the size, much effort is made in the development of (new) multilevel and multicell converter topologies [2] - [5] and modular converter structures [6] - [9] . Using a higher number of levels, as opposed to only 2, the ripple and consequently the volume of filtering components are reduced. The most popular examples of such multilevel/multicell converters are the flying capacitor converter, neutral-point clamped converter, cascaded cell multilevel converter, and modular multilevel converter [10] - [12] . However, current multilevel topologies have poor (linear) scaling of the levels with respect to the number of switches [11] , [13] . There are multilevel topologies that scale exponentially, but these topologies require isolated voltage sources [4] , [14] or they cannot supply active power from each level [15] . In the proposed converter concept, the number of levels scales exponentially. Active power can be supplied from each level without the use of isolated voltage sources. One point of concern is the reliability of power electronics. In most cost-driven applications, a single component failure immediately results in a defective product. To ensure sufficient reliability, power semiconductors are not used up to their full potential [16] . A basic circuit that is applied in most power converter topologies is the commutation cell [17] , which consists of two switches, one inductor, and one capacitor. The switches can be stressed more when making the circuit single-fault safe. However, this comes at a high cost: i.e. adding another six switches and drivers, and replacing each switch with two parallel branches of two series switches [18] . This high cost for single-fault safe operation also applies to the known multilevel converters, such as the flying capacitor and neutral-point clamped converter, making it generally not interesting to implement except for special applications, such as aerospace ones. The basic cell introduced in this paper can isolate a switch-failure without additional switches. Therefore, fault tolerance can be implemented by simply placing cells in parallel.
In this paper, an innovative commutation cell is introduced, as shown in Fig. 1 , that allows more flexibility. Adding multiple cells in series results in a rapid increase in the number of levels, and adding cells in parallel enables singlefault safe operation. This new commutation cell, designated as the extended commutation cell (ECC), leads to power converter topologies, such as high-ratio converters and multilevel converters. The switching cell is modular and can be cascaded, doubling the amount of levels with each cell. Within the converter, the voltage rating of all switches is determined only by the capacitor voltages of the neighboring cells. The voltage across each cell capacitor is controlled independently of the load and can be adjusted in realtime, directly changing the output levels. The ECC can be considered as an extension of the flying inductor converter in [19] , which was developed only for the buck-boost operation.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. This paper provides an introduction of the ECC and the necessary tools to design and analyze a multilevel converter using this cell. In Section II, the basic ECC is introduced and explained. In Section III, converter examples, constructed with the basic ECC, are illustrated. Next, in Section IV, a general N-level converter is elaborated in more detail, followed by an analysis of the component stress in Section V. Experimental results for a specific converter are shown in Sections VI and VII. Finally, the conclusions are drawn in Section VIII.
II. EXTENDED COMMUTATION CELL
The ECC is a four-port, four-switch cell that allows energy transfer in two orthogonal directions throughout the cell. Due to this property, a whole new group of power converters can be constructed, enabling versatile, reliable, and efficient power conversion.
The basic ECC is shown in Fig. 1 , where the connection terminals are indicated by the letters a, b, c, and d. This cell is a four-switch voltage-to-voltage converter, where terminals a and b are supposed to operate as a first pair, and terminals c and d as the second one. An example of the ECC assembled with MOSFET switches is presented in Fig. 2 .
Operation of the ECC consists of two isolated modes. The first mode is the input-to-output direct connection, using switches S 4η−3 and S 4η−1 turned on simultaneously, as illustrated in Fig. 3 (a) , or with switches S 4η−2 and S 4η turned on as given in Fig. 3(b) . With the first pair of switches, terminal a is connected to c, and with the second pair, terminal b is connected to d. The second mode is the buck-boost operation. As shown in Fig. 4 , energy can be transferred between a voltage source, connected to terminals a and b, and the capacitor C η in two stages. In the case of energy flow from the input voltage source to the capacitor, the inductor is charged from the input in Fig. 4(a) and discharged to the capacitor in Fig. 4(b) . Assuming continuous conduction mode for the buck-boost operation, the capacitor voltage is given by
where D ⊥ η is the buck-boost duty ratio for switches S 4η−3 and S 4η−2 , with Switches S 4η−1 and S 4η being complementary. η is used as a general identifier of an ECC. The peak voltage across all switches in the switching cell is U C η + U ab .
The operation of the ECC, with both input-to-output direct connection and buck-boost operation combined, is shown in Fig. 5 . Clearly, with ideal components, the input-to-output direct connection and the buck-boost operation do not influence each other. 
III. CONVERTER EXAMPLES
Using the ECC, a number of novel converter topologies can be constructed. In Sections III-A-III-C a few examples are given.
A. Four-Level Converter
The most elementary multilevel converter that can be constructed on the basis of the ECC is a four-level converter. This converter uses a single ECC followed by a half-bridge (HB) to shape the two-port structure to a single output. The circuit diagram of the four-level converter is shown in Fig. 6 .
The output states of the four-level converter under the input-to-output operation mode are shown in Fig. 7 . The corresponding output levels are given in Table I . In Fig. 7 , the buck-boost operation is not drawn for the sake of clarity. In steady state, the voltage across the capacitor C 1 is defined by (1) with η = 1 and U ab = U dc .
B. N-Level Converter
In Section III-A, an ECC is used in a four-level converter, consisting of a single ECC, followed by a HB. Using the series connection of multiple ECCs, the number of levels is exponentially related to the number of switches. As an example, a two-ECC converter with eight output levels is shown in Fig. 8 . In Section IV, the N-Level converter is presented in more detail.
C. Fault-Tolerant Converter
Using the ECC, multiple cells can be placed in series and also in parallel. With the parallel modules, the converter becomes tolerant to a single fault occurring in any of the cells, as long as a parallel path exists. A converter structure with series and parallel cells is shown in Fig. 9 in In this example, multiple switches may fail before the converter is unable to keep supplying the load. In two of the three adjacent parallel ECCs, a random switch may fail. In adjacent series cells, a switch may fail in each cell without fully disabling the converter. In the HB cells, at the end of Besides the advantages of redundancy, the fault-tolerant converter also provides a mean to reduce the current stress in the cell capacitors. By performing interleaved buck-boost operation in each of the parallel cells, the current ripple in the capacitors could be significantly reduced.
IV. N -LEVEL CONVERTER
In the N-level converter, each additional cell in the converter multiplies the number of available output voltage levels by 2. Therefore, the number of levels as a function of the number of ECCs is given by
where σ is the number of cells cascaded in series and N is the number of levels. For a given number of cells, the required number of switches, denoted by n S , is given by
Combining (3) and (2), after some manipulations, gives the number of switches, n S , required for a number of levels, N, as
For comparison, n S for a flying capacitor converter [11] , [13] is given by which is also valid for the neutral-point clamped and cascaded cell multilevel converter. The resulting number of switches for both the ECC and flying capacitor converter for an arbitrary number of levels is shown in Fig. 10 . Note that for visualization, a continuous line is plotted in spite of the fact that (4) and (5) only hold for specific values of N. At two or four levels, the numbers of switches for the flying capacitor and ECC multilevel converter are equal. For higher numbers of levels, the number of switches in the flying capacitor converter strongly increases.
It should be emphasized that each of the ECCs in an N-level converter has decoupled buck-boost and direct input-to-output operation modes. Therefore, the buck-boost operation is independent. If it is required, each of the cells could be operated at a different switching frequency or phase. 
A. Output Levels
The output levels that can be achieved with the eight-level converter shown in Fig. 8 are listed in Table II . Depending on the capacitor voltages U C 1 and U C 2 , a set of output voltage levels is defined, indexed with
In case a zero-level is required (u out = 0 V), two switch states will result in a 0 V output and a maximum of seven unique active output levels will remain. The set of levels for a four-level converter can be deducted from Table II by removing u C 2 and filtering away the resulting double outcomes. For converters with a higher number of levels, the pattern from Table II repeats. An example of a capacitor voltage choice, for the 1, 2, 3, 4, and 5-cell converter, is shown in Table III . The capacitor voltages are chosen such that an even number of equidistant output levels is obtained. The resulting output voltage range and step size between adjacent levels are also given.
In Table III , the Jacobsthal integer sequence [20] can be observed in the numerator of the capacitor voltage fractions. Using this fact, a general expression can be derived for the capacitor voltage and u out (the output voltage step size). The capacitor voltage for C η is represented by
The resulting level step size is calculated with
The corresponding peak output voltage is given bŷ
which converges to 3/2 as σ → ∞. 
B. Gating Signals
In this section, the relation between the different gating signals and the output levels is elaborated. First, a direct input-to-output gating signal g η is defined as g η = 0 then S 4η−2 and S 4η on 1 then S 4η−3 and S 4η−1 on (10) for η = 1 . . . σ , and the output gating signal of the HB is defined as
In Table IV , the gating signals are given for each of the levels of an eight-level converter. The set of columns containing the gating signals form a 3 × 8 matrix. This matrix is referred to as the gating matrix and is indicated by Q. The three rightmost columns indicate the contribution of 1/2U DC and u C η to the output voltage. This 3 × 8 matrix summarizes the relation between the gating signals and the output levels. This matrix is referred later as level matrix and is indicated by P [see (14) further on].
Similar to g η a gating signal can be defined for the buck-boost operation mode. This gating signal g ⊥ η is defined as
then S 4η−1 and S 4η on 1 then S 4η−3 and S 4η−2 on.
The gating of the switches in each cell is eventually controlled by both g ⊥ η and g η . The gating vector per cellḡ η is defined asḡ
where the corresponding switch is ON if the indicated condition is true. For the HB switches, the state is solely defined by g σ +1 .
C. General Expression for Levels
In this section, a general expression is derived to obtain the values for the capacitor voltage for a specific set of desired output voltages. First, a vectorū out , containing the levels of an σ -cell converter, is described. This vector is defined as
withū out being the level vector containing the output voltage per level, obtained as
of length N, andŪ C being the capacitor voltage vector introduced as
of length σ + 1. The structure of P is given in Table IV . The target is to find a solution forŪ C for an arbitrary set of values forū out . Therefore, (14) is rewritten as
where I is the identity matrix. This equation is then transformed into
Performing the reduced row echelon-form operation, indicated by rref, a matrix is obtained as
and thus
with I being an identity matrix of size σ + 1, 0 being the zero matrix, W describing the solutions for capacitor voltages, and C providing additional constraints forū out . Rewriting (20) gives the set of equations to solveŪ C as a function of a specifiedū out asŪ
V. COMPONENT STRESS In this section, an analytical method is given to determine the current and voltage stress in the components of a converter constructed with ECCs.
A. Switch Voltage Stress
The voltage across a turned-OFF switch in a cell is only determined by the input and output voltage of the cell. The voltage across a turned-OFF switch is indicated by the peak switch voltagê
In the case of a converter with capacitor voltages according to (7) , the switch voltage stress in each cell is exactly half of the switch voltage rating of the previous cell, so
and 
B. Inductor Current Ripple
The inductor current ripple in each cell can be calculated similar to the inductor current ripple of a buck-boost converter. The inductor current ripple is, in steady-state, independent of the direct input-to-output operation of any of the cells. The inductor current ripple is given by
where T ⊥ η is the buck-boost switching period of cell η.
C. Cell Current Decomposition
The output current of each cell is composed of a buck-boost current and a direct output current. These output current components are indicated by i ⊥ out,η for the buck-boost output current, and i out,η for the direct output current. For the following calculations, it is assumed that the converter output current is constant and equal to I out .
First, a positive current direction is defined for each of the switches in a single cell. The definition is shown in Fig. 11 and is such that, in the case of MOSFETs or insulated gate bipolar transistors (IGBTs), the current is flowing in the direction that the parallel diode is blocking.
In steady state, when i C η = 0, the periodic average buck-boost input current can be defined as
and
for the direct cell input current. The buck-boost output current is given by
and the cell direct output current by
where by definition
D. Average Inductor Current
To estimate the average value of the inductor current in each cell, first, the buck-boost input current of each cell is calculated. The average buck-boost input current, for an ideal lossless system, can be expressed in terms of the output current by
The average input current value of the last cell is given by
for the other cells in the converter, the average input current is given by
where k η is the cell-to-cell voltage gain defined by
Rewriting (31) and (32) into a matrix form gives
with A being an ancillary matrix describing the intercell buck-boost gain as
The resulting ancillary matrix has the following structure:
The obtained matrix i ⊥ in from (34) contains the average buck-boost input current value of each of the cells for each level as
Using i ⊥ in , the average inductor current value is calculated in matrix form. Using only the buck-boost currents, the cell can be treated as a standard buck-boost converter. Therefore, for a single cell the average inductor current is given by
Converting this into matrix form gives
where K is a square matrix with the buck-boost gains on the diagonal as
and i L is a matrix containing the average inductor current value for all cells and levels.
The worst case average current through the inductor, with a constant output current, occurs at levels N/2 and −N/2. Then, each of the buck-boost converters is supplying power to the load and the following cells.
E. Average Switch Current
With the inductor current and level matrix, the current in each of the switches can be calculated for each cell and level. First, a matrix is introduced containing the buck-boost duty ratios, given by
The average switch current value, considering the output current constant, is calculated with
for S 4η−3 , similarly for S 4η−2
and S 4η−1
and also for S 4η
The current in the HB cell is equal to i out , therefore, the switch current for the HB switches is also equal to i out .
F. Switch Current rms Value
An example of the current waveforms in the switches is shown in Fig. 12 . In the illustrated case, g η = 1 and I out are constant and positive.
In case the converter is constructed with MOSFETs, the rms current values in the switches are of main importance for the conduction losses in the switches. Therefore, the rms current values in the switches are calculated for an arbitrary number of cells. Assuming a constant output current, the rms current value of each of the switches can be calculated for each output level. For S 4η−3 , the rms current value is given by
with
and for S 4η−2
and, finally, for S 4η with
The rms current value in the HB switches is only dependent on the output current and output state. The rms current value for S 4σ +1 is, therefore, given by
and for S 4σ +2 the rms current value is
VI. SIMULATION RESULTS
As an example, simulated waveforms of a two-cell 250 W dc-ac converter are presented. The circuit diagram of this two-cell converter is shown in Fig. 8 , whose simulation parameters are given in Table V . The capacitor voltage set-points chosen are according to Table III, such that a set of eight equidistant output levels is obtained. The sinusoidal set-point has a modulation-depth of 0.9 (M sine = 0.9).
The capacitor voltages are controlled in closed loop. The buck-boost operation is controlled by a current-mode controller and a first order linear voltage controller. Both buck-boost controllers, of cells one and two, are completely independent.
All components used in the simulation are ideal. The resistive load is connected to the output without any additional filtering. The resulting output voltage in steady state is plotted in Fig. 13 . The corresponding switch-gating signals for all the ten switches are presented in Fig. 14 . 
VII. EXPERIMENTAL RESULTS
A prototype was constructed to experimentally test the principle of operation of an ECC-based converter. The two-cell prototype converter, with circuit diagram as shown in Fig. 8 , comprises of five SKM100GB12T4 HB IGBT modules with isolated drivers. The experimental setup, as shown in Fig. 15 , operates in open-loop with the same parameters as in Table V . The measured output voltage and output current, together with the capacitor voltages, are shown in Fig. 16 . On the same timescale, the inductor currents and capacitor voltage ripples are shown in Fig. 17 . In Fig. 18 , the inductor current and capacitor voltage ripple are detailed on a shorter timescale.
The obtained experimental results show a good coherence with the analysis and simulation results. The converter is stable in open-loop and the eight output levels can be clearly observed. Due to the absence of an output filter, the stepping between levels is almost instantaneous. The small spikes between some level transitions are caused by blanking times, since during these short time intervals the output level is determined by the output current. In Fig. 17 , a 5 V ripple can be seen on the capacitor voltage of u C 1 due to the absence of voltage control. Experimental results of a two-cell, eight-level converter with 210 load, zoomed in on high-frequency switching waveforms. Inductor current at (20 A/div) and capacitor voltages ac coupled at (5 V/div).
VIII. CONCLUSION
In this paper, a flexible multilevel power converter topology, including a theoretical framework for analysis, is proposed. The ECC is introduced and explained in detail. Examples are given for a multilevel converter and a fault-tolerant converter structure. For the multilevel converter, an analytic method is provided to select the capacitor voltage set-points based on a desired set of output levels. Closed-form expressions are given for the voltage and current stress for the switches and inductors, including an rms current calculation for the switches.
The ECC provides new options in power converter design. Due to the two parallel means of bidirectional energy transport, the capacitor voltages can be accurately controlled independent of the load. In addition, the high number of levels results in less stringent requirements on the output filter. This, together with the direct series connection of the capacitors, provides an inherently good transient response to the output. In each ECC, resilience against a shorted switch is automatically present by the series connection of two switches. Adding fault-tolerance only requires additional parallel ECC modules.
A proof-of-concept two-cell eight-level dc-ac converter was designed, simulated, and built. The obtained experimental results demonstrate the operation principle of the ECC, showing a clear eight-level output voltage waveform. All measured quantities are in good agreement with the analysis and simulation results.
